

QUADRUPLE D-LATCH

The HEF4042B is a 4-bit latch with four data inputs (D_0 to D_3), four buffered latch outputs (O_0 to O_3), four buffered complementary latch outputs (\bar{O}_0 to \bar{O}_3) and two common enable inputs (E_0 and E_1). Information on D_0 to D_3 is transferred to O_0 to O_3 while both E_0 and E_1 are in the same state, either HIGH or LOW. O_0 to O_3 follow D_0 to D_3 as long as both E_0 and E_1 remain in the same state. When E_0 and E_1 are different, D_0 to D_3 do not affect O_0 to O_3 and the information in the latch is stored.

\bar{O}_0 to \bar{O}_3 are always the complement of O_0 to O_3 . The exclusive-OR input structure allows the choice of either polarity for E_0 and E_1 . With one enable input HIGH, the other enable input is active HIGH; with one enable input LOW, the other enable input is active LOW.





Fig. 2 Pinning diagram.

HEF4042BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4042BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4042BT(D): 16-lead SO; plastic (SOT109-1)

(): Package Designator North America

PINNING

D_0 to D_3 data inputs

E_0 and E_1 enable inputs

O_0 to O_3 parallel latch outputs

\bar{O}_0 to \bar{O}_3 complementary parallel latch outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4042B are:


- Buffer storage
- Holding register

Fig. 1 Functional diagram.

FAMILY DATA

I_{DD} LIMITS category MSI

} see Family Specifications




FUNCTION TABLE

E_0	E_1	output O_n
L	L	D_n
L	H	latched
H	L	latched
H	H	D_n

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage).

7269746.2

Fig. 3 Logic diagram.



7282343

Fig. 4 Logic diagram (one latch).

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	$V_{DD} \text{ V}$	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $D \rightarrow O, \bar{O}$ HIGH to LOW	5 10 15	t_{PHL}		95 40 30	190 80 55	ns ns ns
				85	175	ns
LOW to HIGH	5 10 15	t_{PLH}		40 30	75 60	ns ns
				130	260	ns
E \rightarrow O, \bar{O} HIGH to LOW	5 10 15	t_{PHL}		50 35	105 75	ns ns
				120	245	ns
LOW to HIGH	5 10 15	t_{PLH}		50 35	105 75	ns ns
Output transition times HIGH to LOW	5 10 15	t_{THL}		60 30 20	120 60 40	ns ns ns
				60	120	ns
LOW to HIGH	5 10 15	t_{TLH}		30 20	60 40	ns ns
				60	120	ns
Set-up time $D \rightarrow E$	5 10 15	t_{su}	30 20 20	10 5 5	ns ns ns	
Hold time $D \rightarrow E$	5 10 15	t_{hold}	15 15 15	-5 0 0	ns ns ns	see also waveforms Figs 5 and 6
Minimum enable pulse width	5 10 15	t_{WE}	90 40 30	45 20 15	ns ns ns	

	$V_{DD} \text{ V}$	typical formula for P (W)	where
Dynamic power dissipation per package (P)	5 10 15	$3800 f_i + \sum(f_o C_L) \times V_{DD}^2$ $15\ 700 f_i + \sum(f_o C_L) \times V_{DD}^2$ $41\ 100 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$





Fig. 5 Waveforms showing propagation delays for D to O, with latch enabled.

Note

Either E₀ or E₁ is held HIGH or LOW while the other enable input is pulsed as the function table shows.




Fig. 6 Waveforms showing minimum enable pulse width, set-up time and hold time for E and D. Set-up and hold-times are shown as positive values but may be specified as negative values.